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Abstract 
Embedded cache built using SRAM cells forms an integral part of system-on-chips. Many modifications for low power operation 
of the SRAM cell have been proposed in the recent past. In order to lower power consumption and to obtain process variation 
tolerance a Schmitt trigger based differential sensing SRAM cell has been proposed recently. Meanwhile with scaling transistors 
and interconnects pushing the limits for conventional CMOS transistors, the Carbon Nanotube Field Effect Transistors(CNFET) 
has been considered for high performance, high stability circuits at the cost of low power as an viable alternative to silicon 
recently. Hence this paper proposes a CNFET based Schmitt trigger SRAM cell for ultralow power operation and to attain process 
variation tolerance. The simulation results using the Stanford CNFET model proves that there is a 54x reduction in the dynamic 
power consumed by the cell when compared to convention 6T SRAM cell. 
© 2013 The Authors. Published by Elsevier Ltd. 
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1. Introduction 
Exponentially growing transistor 
modern day microprocessor. Extremely low power requirements of untethered computing devices and other portable 
embedded systems to maximize their battery lifetime increase the significance of power efficiency in those devices. 
Thus modifications at all levels of abstractions (device/circuit/architecture) have been embraced in an attempt to 
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improve the power efficiency of the system. With the rapid scaling down of CMOS transistors arises the need for 
commensurate scaling down of the switching frequency, threshold voltage and supply voltage of the transistor. 
Among these, the scaling down of supply voltage has shown promising effects to reduce the overall power 
consumption. Scaling supply voltage reduces the dynamic and static power consumption of the transistors. 
[11][12][13] However, supply voltage scaling stresses the significance of circuit parameters caused by process 
variations. Thus supply voltage reduction might lower the dynamic power but the leakage power dissipation and 
inter and intra-
requirements can be met out by highly efficient core design or low power operational transistors but the embedded 
cache which occupies a major part of the total die area is the most affected by technology variations. 
The on-chip caches play a vital role in breaking the processor-memory wall thus speeding up execution. These on-
chip caches are built using SRAM cells. SRAM cells employ the minimum geometry transistors which are most 
prone for failures caused by process variations. Hence the impact of PVT variations is more pronounced in SRAM 
cells, which arises the need for robustness of SRAM cells against these variations. For a given technology the 
maximum supply voltage Vmax is reduced along with technology scaling. The minimum supply voltage Vmin of an 
operational SRAM cell is limited by the PVT variations. Constant scaling down of supply voltages has reduced the 
operational voltage between Vmax and Vmin to a great extent [2][3][5]. Hence to enable a wider operational voltage 
of SRAM cell the Vmin need to be lowered. Hence in order to lower the Vmin and achieve process variation tolerance 
a modification to the current day SRAM cell has been proposed in this paper. 
With physical restrictions of scaling the conventional MOS transistors becoming more prevalent, alternative 
technologies are considered as potential replacement of the MOS transistors. Among them the Carbon Nanotube 
Field Effect Transistors (CNFET) promises to be the panacea for the scaling transistors and interconnects. Since its 
induction to the electronic industry CNFET has found it place prevalently in materials devices and circuits. With a 
one dimensional band structure, high speed, high-K compatibility, chemical stability CNFETs provides exceptional 
electrical properties. With characteristics almost similar to that of an ideal waveguide, the CNFETs prove to be far 
superior to Si-based MOS transistors. Thus utilizing the exceptional properties of CNFETs to counter the limitations 
caused by scaling MOS transistors and to provide an ultra-low voltage, process variation tolerant SRAM cell a 
Schmitt trigger based SRAM cell using the Carbon Nanotube Field Effect Transistors has been proposed in this 
paper. The ST SRAM cell has a built in feedback mechanism to tackle the PVT variations, along with CNFET which 
provides exceptional electrical characteristics at nanometer range, proves to be the ideal combination for future 
generation SRAM cells.  
The paper is organized as follows, Section II discusses the existing SRAM cells and its drawbacks related with 
operational voltage and PVT, Section III explains the basic characteristics of CNFET, the proposed SRAM cell deign 
with CNFET is explained in Section IV. We discuss the results obtained at Section V and conclude at Section VI. 
2. Existing SRAM bit cells 
Several bit cell configurations was proposed to improve the bit cell area, density, lower supply voltage and 
power consumption. Among them the 6T SRAM bit cell is the prevalently used bit cell in present day SRAM designs. 
It consists of a cross coupled inverter which can be accessed by two NMOS transistors. In SRAM cell most part of 
the power consumption is used for driving the bit lines in the SRAM cell. In a 6T SRAM cell both the bit lines are 
driven for both read and write process. Hence precharging for faster read access time and driving of these bit lines 
increases power consumption of SRAM cells further. The write access time of the cell is determined by how fast the 
bit already stored in the cell can be flushed by the new bit in the write bit line of the cell. Hence in order to flush the 
existing bit the write lines need to be stronger than the voltage in the cross coupled inverters. These requirements 
were later satisfied with the help of adding an extra transistor to the feedback of the cross coupled inverters [5][6][7]. 
The read and write cycle operations were separated using the 7T SRAM cell. The extra transistor was switched off 
during the write cycle thus weakening the bit stored in the cell. While during the read cycle the transistors was turned 
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to stabilize the bit stored in the cell. Separating the read/write cycles using the 7T transistor cell, results in skewed 
inverter sizing causing asymmetrical noise margins in the SRAM cell[7][8].  
 
Fig. 1. Conventional 6T, 7T SRAM Cells 
 
A 9T bitcell with differential read-disturb-free operation was proposed by Liu and Kursun. In the 9T bitcell, 
separate read port is used to decouple read and write operation similar to the single-ended 8T bitcell. Differential 8T 
bitcells utilizing RWL/WWL cross-point array and data-dependent VCC have also been published recently. Single-
ended 10T bitcells are similar to the single-ended 8T bitcell except for the read port configurations. Additional 
transistors are used to control the read bitline leakage [9], [10]. A Single-ended transmission-gate 10T bitcell whose 
contents are buffered using an inverter and then transferred to the read bitline whenever the bitcell is accessed was 
proposed by Noguchi et al. Use of the transmission gate eliminates domino-style read-bitline sensing. Thus, it avoids 
the usage of read bitline precharge and keeper transistor. Chang et al. have proposed a read-disturb-free differential 
10T bitcell. The proposed cell is suitable for bit-interleaved architecture. 
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Fig 2. Other SRAM cells        
In all the cells discussed so far the basic storage element which forms the building block of the SRAM cell is the
cross coupled inverter. As improvements extra transistors were added to the feedback path of the bitcell to decouple
the read and write operations. Unfortunately none of the SRAM cells discussed thus far has considered process
variation tolerance while designing the SRAM cell. One of the prevalently used methods to tackle the process
variation is the usage of transistor sizing, but when it comes to ultra-low supply voltage operation the usage of 
transistor sizing to improve process variation tolerance affects the stability of the SRAM cell.
Hence, we need a different design approach for successful low voltage SRAM design in Nano scaled technologies.
In this work we have considered the Schmitt Trigger based SRAM bitcell [17] having built-in feedback mechanism 
Differential 9T bitcell
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that exhibits the process variation tolerance. This robust process tolerance can be an essential attribute for SRAM 
scaling into future Nano scaled technology cores. 
3. Carbon Nanotube Field Effect Transistor 
 
Fig. 3. The CNFET Layout 
The Stanford CNFET model [14] is utilized for simulations and comparisons in this paper. The layout of the Stanford 
CNFET based model is as shown. The CNFETS are grown with several semiconducting CNTs grown paralleley on 
the Si substrate at definite intervals. The CNTs are grown with the help of Chemical Vapour Deposition techniques. 
Single walled carbon nano tubes with higher career mobility and possible metallic and semiconducting properties 
are used to build the required carbon nano-tube field effect transistors. The Carbon nano tubes run from source to 
drain and are intrinsic CNTs in the region covered by the gates whose conductivity is controlled by the gates. Drain 
and source CNTs on contrary are heavily doped to form P or N type transistors. The drain, gate and source metal 
contacts are developed using conventional lithography techniques. The gate width of a CNFET is determined by 
tube number and pitch. 
The CNFETS hence uses a single or array of Carbon nano tubes as the channel material instead of the silicon channel 
in conventional MOS transistors. The characteristics of CNFETS are heavily depended on the rolling of a single 
graphene sheet while formation of a CNT channel. The characteristics depend on the chirality vector (m,n) which is 
the direction the graphene sheet is rolled[15][16]. The threshold voltage of the transistor depends on the diameter of 
the carbon nano tubes which in turn is dependent on the chirality vector (m,n). The relationship can be given as:  
                             (1) 
                                                                                                                                                        (2) 
Where q is the charge of an electron, a = 2.49Å i = 3  
bond energy. The sizing of a CNFET is equivalent to adjusting the number of tubes. Here for the design of the 
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Schmitt trigger based SRAM cells we make use of CNFETS with chirality (19, 0). The threshold voltage for the 
corresponding chirality vector is 0.27V.  
 
Fig 4. The CNFET structure 
 
4. Schmitt trigger Based SRAM cell Using CNFETS: 
The conventional 6T SRAM cells causes limitations of read and write access of the cell thereby creating conflicts 
which results in excessive power consumed during the operation of the cell. Hence the Schmitt trigger based cell 
offers solution to this issue by providing a built in feedback mechanism to modulate the switching threshold of the 
inverter depending on input transition. During transition at the input node the feedback transistor preserves the 1 at 
the output node by raising the source voltage of NCNFET transistor N1. This gives sharper switching of the inverter. 
During input transition the feedback mechanism is not present which gives smoother transfer characteristics for 
easier write operation. Thus transfer characteristics that vary with respect to the input of the cell improve the read 
and write stability of the SRAM bit cell.  
Fig 5. CNFET based Schmitt trigger SRAM cell 
The ST bit cell uses ten transistors two word (WL/WWL) and two bit lines (BL/BR) for its operation. The WL signal 
is always asserted high during read and write operation. The WWL signal is asserted high only during the write 
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operation. During the hold-mode, both WL and WWL are OFF. In the ST-2 bit cell, feedback is provided by separate 
control signal. To improve the feedback mechanism, separate control signal WL is employed for achieving stronger 
feedback [17].  
5. Results and Discussions: 
The Schmitt Trigger based SRAM Cell using CNFET is designed at 20nm technology. The simulations were done 
using HSPICE software using the Stanford CNFET model at 20nm size channel length. For comparison purposes, 
we have also designed the Schmitt Trigger based SRAM using CMOS cell and another conventional CMOS 6T 
SRAM cell using the Berkley Predictive Technology CMOS model which also features a 20nm channel length. 
The technology parameters used in the Stanford CNFET model [14] are as follows 
 
 Physical channel length (L_channel) = 20.0nm  
 The length of doped CNT source/drain extension region (L_sd) = 20.0nm  
 Fermi level of the doped S/D tube (Efo) = 0.6 eV  
 The thickness of high-k top gate dielectric material (Tox) = 4.0 nm   
 Chirality of tube (m, n) = (19, 0)  
 CNT Pitch = 10nm  
 Flatband voltage for n-CNTFET and p-CNTFET (Vfbn and Vfbp) = 0.0eV and 0.0eV  
 The mean free path in intrinsic CNT (Lceff ) = 200.0nm  
 The mean free path in p+/n+ doped CNT = 15.0nm  
 The work function of Source/Drain metal contact =4.6eV  
  CNT work function = 4.5eV   
The read and write access time of the cell was similar to the ones obtained using the conventional SRAM cell. The 
average power and dynamic power are computed for the Schmitt Trigger based SRAM Cell using CNFET and the 
obtained values are compared with the other two SRAM cells namely the Schmitt Trigger based SRAM using 
CMOS cell and conventional CMOS 6T SRAM cell. The values are tabulated in Table 1. 
 
Table 1: Simulation Results 
Parameter Conventional CMOS 
6T SRAM cell 
Schmitt Trigger based SRAM 
using CMOS cell  
Schmitt Trigger based 
SRAM Cell using CNFET 
 
Average power  
 
 
1.3726mW 
 
0.2151mW 
 
4.8916μW 
Dynamic power 
 
2.3mW 2.3mW 42.4μW 
 
From the above table we can find that there is drastic reduction in power consumed in the proposed Schmitt Trigger 
based SRAM Cell using CNFET. The reduction in power can be attributed to switching the threshold voltage of the 
SRAM cell using the feedback mechanism provided as well as the exceptional electrical properties of the CNFET 
utilised to build the cells.  In order to analyse the advantage of the proposed method excluding the impact caused by 
the CNFET a comparison of dynamic power between a CNFET based conventional SRAM cell and the proposed 
system is also shown in the graph below. 
 
122   Vinesh Srinivasan et al. /  Procedia Engineering  64 ( 2013 )  115 – 124 
 
 
   Fig 6. Dynamic Power: Conventional 6T CNFET based vs ST CNFET based 
 
Further analysis was done to measure the variations in the average power consumed by the SRAM cell for different 
supply voltages. Among different supply voltages the average power consumed was lower at 0.9V hence we have 
considered it as the optimum supply voltage for the working of the Schmitt trigger based cell.  
 
 
 
Fig 7. Supply Voltage vs. Average Power 
40
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Conventional 6T SRAM Cell using CNFET Schmitt Trigger based SRAM Cell using CNFET
Dynamic Power (μW)
Dynamic Power (μW)
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6. Conclusion:  
Thus with the above shown simulation results it has been effectively proven that the usage of CNFET in building 
SRAM cells clearly reduces the dynamic and average power of the SRAM cell when compared with that of the 
conventional cell. Further, by implementing the Schmitt trigger based SRAM cell process variation tolerance and 
operation at minimized supply voltage has been attained. Thus Schmitt trigger SRAM cells using CNFET can be 
used as the next generation ultralow-power SRAM cell. 
References 
[1] K. Roy and S. Prasad, Low Power CMOS VLSI Circuit Design, 1st ed. New York: Wiley, 2000. 
Review and future prospects of low- IBM J. Res. Devel., vol. 47, 
no. 5/6, pp. 525 552, 2003. 
IEEE J. Solid-State 
Circuits, vol. 36, no. 4, pp. 658 665, Apr. 2001. 
 enhancement 
 IEEE Trans. Comput.-Aided Design (CAD) Integr. Circuits Syst., vol. 24, no. 12, pp. 1859 1880, Dec. 2005. 
 
VCC Min Proc. Int. Conf. Integr. Circuit Design Technol., Jun. 2008, pp. 185 189. 
- IEEE Trans. 
Electron Devices, vol. 12, no. 12, pp. 2851 2855, Dec. 2001. 
[7] I. Carlson, S. Proc. 30th 
Eur. Solid State Circuits Conf/, Sep. 2004, pp. 215 218. 
supply 256* 64 SRAM block using symmetrized 9T SRAM 
Proc. Int. Conf. VLSI Design, 2008, pp.560 565. 
-point 8T SRAM with negative biased 
Proc. VLSI Circuit Symp., 2009, pp. 222 223.  
[10] M.F.Chang, J.J.Wu, K.- -supplied (D2AP) 8T SRAM cell with expanded 
, in Proc. VLSI Circuit Symp., 2009, pp. 222 223. 
Proc. Int. Solid State Circuits Conf., Feb. 2006, 
pp. 628 629. 
[12] T.H. Kim, J.Liu, J.Keane and C.- -density subthreshold SRAM with data-independent bitline leakage and virtual ground 
Proc. Int. Solid State Circuits Conf., Feb. 2007, pp. 330 331. 
[13] Roy K, Mukhopadhyay S, Mahmoodi-Meimand H. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer 
CMOS circuits. Proc IEEE; 2003; 91(2):305 327. 
[14] Stanford University CNFET Model website [Online]. Available: http://nano.stanford.edu/model.php?id=23  
[15] Lin S, Kim YB, Lombardi F. CNFET-based SRAM cell by dual-chirality selection. IEEE Trans Nanotechnol. 2010;9(1):30 37. 
[16] Aly R, Faisal M, Bayoumi A. Novel 7T SRAM  Proc IEEE International SOC Conf. IEEE; 2005 Sep: 
171 174. 
[17] Jaydeep.P.Kulkarni amd  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design IEEE 
TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 20, NO. 2, FEBRUARY 2012 
[18]  Proc. Int. Symp. Circuits Syst., 2008, pp. 1452 1455. 
r Modeling and Optimization in 
koria, 2003  
[20] Anh-Tuan Do,Zhi-Hui Kong, Kiat-Seng -Mode Sense 
Amplifier for Low-  
[21] B. S. Amrutur and M. A. Horowitz, Speed and power scaling of SRAM's, IEEE Journal of Solid-State Circuits, vol. 35, February 2000. 
[22] Liqiong Wei., Zhanping Chen, Kaushik Roy, Mark C. Johnson, Yibin Ye and Vivek K. De, -Threshold 
Circuits for Low-Voltage Low-Power ,  IEEE Transactions on very large scale integration system, vol. 7, no. 1, March 1999.  
[23] Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii -conscious low-voltage-oriented 8T-
Proc. VLSI Circuit Symp., Jun. 2007, pp. 14 16. 
 
[24] Masaya Sumita, Shiro Sakiyama, Masayoshi Kinoshita, Yuta Araki, Yuichiro Ikeda, and Ko
Fixed Vt and Ids Generation Circuits, IEEE Journal of solid-state circuits, VOL. 40, NO. 1, Jan 2005. 
124   Vinesh Srinivasan et al. /  Procedia Engineering  64 ( 2013 )  115 – 124 
[25] Michael Powell Se- -Vdd: A Circuit Technique to Reduce Leakage 
in Deep-Submicron Cache Memories, in proceeding ACM, ISLPED, koria 2000. 
[26] Nii K, Yabuuchi M, Tsukamoto Y, et al. A 45-nm bulk CMOS embedded SRAM with improved immunity against process and temperature 
variations. IEEE J Solid-State Circuits, 2008; 43(1):180 191. 
[27] Ohbayashi S, Yabuuchi M, Nii K, et al. A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation 
stabilizing circuits. IEEE J Solid-State Circuits, 2007; 42(4):820 829. 
[28] Patil N, Lin A, Myers E, et al. Wafer-scale growth and transfer of aligned single-walled carbon nanotubes. IEEE Trans Nanotechnol. 2009; 
8(4):498 504. 
[29] e for Low-
IEEE, 2005. 
[30] of 
ics Elsevier, 2010.  
[31] -V Power Supply High-speed Digital Circuit Technology with Multithreshold- -State 
Circuits, Vol. 30, No. 8, pp. 847-854, August 1995.  
[32] Seevinck E, List F, Lohstroh J. Static-noise margin analysis of MOS SRAM cells. IEEE J Solid-State Circuits, 1987; SC-22:748 754 
selection, IEEE Trans Nanotechnol, 2010. 
[33] Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors 2005 Edition. Available from: http:// 
www.itrs.net/Links/2005ITRS/Home2005.htm.Accessed January 13, 2011. 
[34] Shin-Pao Cheng and Shi- -Power SRAM Design Using Quiet-
International Workshop on Memory Technology, Design, and Testing, 2005.  
[35] Zhang K, Bhattacharya U, Chen Z, et al. A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic 
power supply, IEEE J Solid-State Circuits, 2006. 
 
